Abstract-We developed a fast linear array detector to improve the acquisition rate and the resolution of Electro-Optical Spectral Decoding (EOSD) experimental setups currently installed at several light sources. The system consists of a detector board, an FPGA readout board and a high-throughput data link. InGaAs or Si sensors are used to detect near-infrared (NIR) or visible light. The data acquisition, the operation of the detector board and its synchronization with synchrotron machines are handled by the FPGA. The readout architecture is based on a high-throughput PCI-Express data link. In this paper we describe the system and we present preliminary measurements taken at the ANKA storage ring. A line-rate of 2.7 Mlps (lines per second) has been demonstrated.
I. INTRODUCTION
D URING the past decade, Electro-Optical Spectral Decoding (EOSD) emerged as a promising technique to measure the longitudinal bunch profile in a non-destructive way. Sub-picosecond spatial resolutions have been achieved [1] , therefore making EOSD of high interest for VUV and Xray FELs. Several accelerator machines have commissioned beam diagnostic stations based on EOSD [1] - [4] .
A description of the EOSD technique can be found in [5] . In short, this technique allows to reconstruct the bunch profile by measuring the spectrum of a laser pulse, which has been modulated inside an electro-optical crystal by the Coulomb field of the charged beam. A spectrometer equipped with a linear array detector is typically used to measure such modulation and reconstruct the bunch profile. As opposed to previous methods, which allowed only averaged measurements over more bunches [6] , the EOSD technique allows measurements on a single-shot basis. However, in order to fully take advantage of the single-shot resolution, the acquisition rate of the spectrometer must match the bunch repetition rate (e.g.: 2.7 MHz at ANKA with single-bunch filling, 4.5 MHz at XFEL). The main bottleneck in current setups lies in the line rate of commercial line cameras, with the fastest ones reaching only hundreds of kHz [7] , [8] .
In order to increase the acquisition rate of EOSD experiments, we have developed a linear array detector with a Author's contact: lorenzo.rota@kit.edu line-rate of 2.7 × 10 6 lps (lines per second). In this paper we describe the detector card and the readout architecture developed for the experimental setup at ANKA.
II. ARCHITECTURE
The system consists of a detector card and an FPGA-based readout card, connected together through an FMC connector [9] . A block diagram of the detector's architecture is shown in Figure 1 . The detector board mounts a single Si/InGaAs linear array sensor with 256 pixels and a 50 μm pitch. Si and InGaAs are chosen in order to measure laser pulses in the visible or near-IR spectral domain. Two GOTTHARD 1.6 chips [10] are wire bonded to one sensor. Each channel of the GOTTHARD chip contains a charge-sensitive preamplifier with three different gain settings. An analog multiplexer connects groups of 16 channels to a high-speed analog output buffer. The multiplexer and the analog buffer operate at a maximum switching frequency of 60 MHz, therefore limiting the line-rate of the system to 2.7 Mlps. The analog outputs are digitized by a commercial Analog-to-Digital Converter (ADC) 1 . Digital-toAnalog Converters (DAC) provide the reference voltages to the GOTTHARD chip. Moreover, a Phase-Locked-Loop (PLL) chip is used to maintain the detector synchronous with the external clock coming from the accelerator timing system. The detector board is connected to a custom FPGA-based readout card [11] , which controls the operation of the detector. The digital samples from the ADC are acquired and organized in the input stage. An external DDR memory is used as a temporary memory buffer before or after the on-line data elaboration stage. The Direct Memory Access engine described in [12] transfers data to the external DAQ system, with data rates up to 1.4 GB/s during continuous acquisition (16 bits × 256 pixels @ 2.7 MHz). The readout card can directly interface external GPU-based computing servers to perform real-time data analysis.
The configuration of the board is programmed by the user through a PCI-Express bank register. Moreover, a dedicated stage is used to synchronize the operation of the board with external system. In particular, two trigger signals are connected to the synchronization stages:
• a fast trigger indicates that a valid laser pulse must be acquired. An internal synchronization stage on the FPGA starts the integration of the signal on the GOTTHARD chip after a programmable delay.
• a slow trigger is generated in the accelerator control room to start the acquisition process. In this way it is possible to synchronize the measurements with other detectors (i.e.: KAPTURE [13] ) or with the accelerator machine (to monitor the bunch profile during specific events, i.e.: a beam dump triggered from the control room).
III. PRELIMINARY MEASUREMENTS AND OUTLOOK
Preliminary measurements have been carried out at ANKA with the EOSD experimental setup described in [4] and a prototype of the detector board mounting an InGaAs sensor. We used a Yb-doped fiber laser with a programmable repetition rate and with a wavelength of 1050 nm.
The magnitude of the EO signal with respect to the reference laser pulse is shown in Figure 2 . The system has been used to monitor the beam conditions over a large number of bunch turns in the storage ring, achieving turn-by-turn resolution with a revolution frequency of 2.7 MHz, as shown in Figure 3 . The system has been successfully synchronized with other detectors [14] and is currently installed at ANKA. Further test are currently planned to characterize the detector in terms of signal-to-noise ratio.
